The 8V19N474 is a fully integrated FemtoClock® NG Jitter Attenuator and Clock Synthesizer designed as a high-performance clock solution for conditioning and frequency/phase management of 10/40/100/400 Gigabit-Ethernet line cards. The device is optimized to deliver excellent phase noise performance as required to drive physical layer devices and provides the clean clock frequencies of e.g. 625, 500, 312.5, 250, 156.25 and 125MHz. A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics. The second stage PLL locks on the VCXO-PLL output signal and synthesizes the target frequency. This PLL has a VCO circuit at 2500MHz. The device generates the output clock signals from the VCO by frequency division. Five independent frequency dividers are available, four support integer-divider ratios and one integer as well as fractional-divider ratios. Delay circuits can be used for achieving alignment and controlled phase delay between clock signals. The two redundant inputs are monitored for activity. Four selectable clock switching modes are provided to handle clock input failure scenarios. Auto-lock, individually programmable output frequency dividers and phase adjustment capabilities are added for flexibility. The device is configured through an SPI interface and reports lock and signal loss status in internal registers and via an lock detect (LOCK) output. Internal status bit changes can also be reported via the nINT output. The device is ideal for driving converter circuits in wireless infrastructure, radar/imaging and instrumentation/medical applications.

For information regarding evaluation boards and material, please contact your local IDT sales representative.

Features

  • High-performance clock RF-PLL
  • Optimized for low phase noise: -153dBc/Hz (1MHz offset; 156.25MHz clock)
  • Integrated phase noise (12kHz-20MHz) of 75fs RMS typ.
  • Dual-PLL architecture
  • 1st-PLL stage with external VCXO for clock jitter attenuation
  • 2nd-PLL stage with internal FemtoClockNG PLL at 2500MHz
  • 6 output banks with a total of 12 outputs, organized in:
    • Two clock banks with one integer frequency divider and three differential outputs
    • Two clock banks with one integer frequency divider and two differential outputs
    • One clock bank with one fractional output divider and one differential output
    • One VCXO-PLL output bank with one selectable LVDS/two LVCMOS outputs
  • Four output banks contain a phase delay circuit with steps of the VCO clock period (400ps)
  • Supported clock output frequencies include: 
    • from the integer dividers: 2500, 1250, 625, 500, 312.5, 250, 156.25 and 125MHz
    • from the fractional divider: 80 – 300MHz
    • Low-power LVPECL/LVDS outputs support configurable signal amplitude, DC and AC coupling and LVPECL, LVDS line terminations techniques
  • Redundant input clock architecture
  • Two inputs
  • Individual input signal monitor
  • Digital holdover
  • Manual and automatic clock selection
  • Hitless switching
  • Status monitoring and fault reporting
  • Input signal status
  • Hold-over and reference loss status
     

Product Options

注文可能な製品ID Part Status Pkg. Code Pkg. Type Lead Count (#) Temp. Grade Pb (Lead) Free Carrier Type 購入/サンプル
8V19N474BFGI Active BFG81D1 CABGA 81 I Yes Tray
Availability
8V19N474BFGI8 Active BFG81D1 CABGA 81 I Yes Reel
Availability

Documentation & Downloads

タイトル 他の言語 タイプ 形式 サイズ 日付
データシート
8V19N474 Datasheet Datasheet PDF 1022 KB
ユーザーガイド
8V19N47x Hardware Design Guide Guide PDF 732 KB
アプリケーションノート、ホワイトペーパー
AN-954 Layout and EMI Recommendations for Automotive Applications Application Note PDF 406 KB
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 495 KB
AN-839 RMS Phase Jitter Application Note PDF 233 KB
AN-838 Peak-to-Peak Jitter Calculations Application Note PDF 115 KB
AN-815 Understanding Jitter Units Application Note PDF 565 KB
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.15 MB
AN-806 Power Supply Noise Rejection Application Note PDF 438 KB
AN-805 Recommended Ferrite Beads Application Note PDF 121 KB
その他資料
Timing Solutions Products Overview Overview PDF 4.11 MB
RF Timing Family Product Overview Overview PDF 723 KB
IDT Products for Wired Broadband Applications Application Briefs PDF 686 KB
IDT Products for Radio Applications (日本語) English Product Brief PDF 2.34 MB
IDT Clock Generation Overview (日本語) English Overview PDF 1.83 MB
IDT Clock Distribution Overview (日本語) English Overview PDF 3.79 MB
RF-Grade Clock Jitter Attenuator and Frequency Synthesizer Product Brief Product Brief PDF 847 KB

Boards & Kits