This is the evaluation kit for the IDT 8A34001 ClockMatrix System Synchronizer for IEEE 1588. The 8A34001 provides eight independent timing channels that can be configured as Digtital PLLs (DPLLs) or as Digitally Controlled Oscillators (DCOs). The DPLL channels meet synchronous Ethernet requirements and they can be used for jitter attenuation and frequency translation. The DCOs they can be programmed to synthesize the desired frequency and can be steered by external software with resolution of  1.11E-16. The DPLLs can lock to virtually any frequency from 0.5Hz to 1GHz and the DPLLs and DCOs can generate virtually any frequency from 0.5Hz to 1GHz with typical jitter below 150fs RMS from 12kHz to 20MHz. 


  • 8 differential clock inputs
  • 12 differential outputs
  • 2 serial port channels
  • On-board EEPROM
  • On-board miniOCXO
  • 16 GPIO controls
  • Selectable voltage controls

Product Options

下单器件 ID Part Status 封装 Buy Sample
8A34001-EVK Active Package Info

Documentation & Downloads

文档标题 他の言語 Type 文档格式 文件大小
8A34xxx 144BGA EVK User Manual Manual - Eval Board PDF 2.67 MB