PCIe Separate Reference without Spread Clock Architecture