Skip to main content

5P1103

Programmable Fanout Buffer

The 5P1103 is a programmable fanout buffer intended for high performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I²C interface.
 
The outputs are generated from a single reference clock. The input reference can be crystal, external single-ended or differential clock. The reference clock can come from one of the two redundant clock inputs and is selected by CLKSEL pin. A glitchless manual switchover function allows one of the redundant clocks to be selected during normal operation. Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The device is available in 24-pin VFQFPN 4mm x 4mm package, with an industrial operating temperature range of -40° to +85°C.

Features

  • Up to two high performance universal differential output pairs:
    • Low RMS additive phase jitter: 0.2ps
  • Four banks of internal non-volatile in-system programmable or factory programmable OTP memory
  • I²C serial programming interface
  • One additional LVCMOS output clock
  • Two universal output pairs:
    • Each configurable as one differential output pair or two LVCMOS outputs
  • I/O Standards:
    • Single-ended I/Os: 1.8V to 3.3V LVCMOS
    • Differential I/Os - LVPECL, LVDS and HCSL
  • Input frequency ranges:
    • LVCMOS Reference Clock Input (XIN / REF) – 1MHz to 200MHz
    • LVDS, LVPECL, HCSL Differential Clock Input (CLKIN, CLKINB) – 1MHz to 350MHz
    • Crystal frequency range: 8MHz to 40MHz
  • Individually selectable output voltage (1.8V, 2.5V, 3.3V) for each output pair
  • Redundant clock inputs with manual switchover
  • Programmable crystal load capacitance
  • Individual output enable/disable
  • Power-down mode
  • 1.8V, 2.5V or 3.3V core VDDDVDDA

Product Specification

Outputs (#)Output TypeOutput Freq Range (MHz)Output Banks (#)Inputs (#)Input TypeInput Freq (MHz)Core Voltage (V)Output Voltage (V)Output Skew (ps)Additive Phase Jitter Typ RMS (ps)
3LVPECL, LVDS, HCSL, LVCMOS1.000000 - 350.00000032LVCMOS, LVPECL, LVDS, HCSL, Crystal1.000000 - 350.0000001.8, 2.5, 3.31.8, 2.5, 3.3350.2

Product Options

This device is customizable. Choose from the options below, or use the Custom Part Configuration Utility now.
Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
5P1103A000NLGIActiveNLG24P2VFQFPN24IYesTrayCheck Availability
5P1103A000NLGI8ActiveNLG24P2VFQFPN24IYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
5P1103 Datasheet Datasheet PDF 399 KB Jul 14, 2015
User Guides & Manuals
no-lock
Timing Commander Software for Programmable Buffers Manual - Software PDF 916 KB Apr 20, 2015
no-lock
Programmable Clock Buffer 5P1105/5P1103 Evaluation Board Manual - Eval Board PDF 633 KB Apr 17, 2015
no-lock
Timing Commander Installation Guide Guide PDF 497 KB Oct 7, 2013
Apps Notes & White Papers
no-lock
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
show all (8)
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-834 Hot-Swap Recommendations Application Note PDF 67 KB May 6, 2014
no-lock
AN-836 Differential Input to Accept Single-ended Levels Application Note PDF 37 KB May 6, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
PCNs & PDNs
no-lock
PCN# : W1602-01 300mm wafer size from 200mm wafer size at Global Foundries Product Change Notice PDF 344 KB Feb 20, 2016
Other
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016
no-lock
5P1103/5P1105 Programmable Universal Output Buffers Product Brief PDF 832 KB Apr 29, 2015
show all (4)
no-lock
5P1103 Reference Schematic Schematic PDF 30 KB Apr 13, 2015

Software & Tools

Title Type Format File Size Datesort icon
no-lock
5P1103 IBIS Model Model - IBIS ZIP 399 KB Apr 15, 2015
no-lock
5P1103 Timing Commander Personality File Software TCP 2.38 MB Apr 20, 2015
no-lock
Timing Commander Installer v1.7.3.3 Software ZIP 17.87 MB May 12, 2016

Related Videos

  • 2015-04-21 5P1103 / 5P1105 Programmable Fanout Buffers...
  • 2014-10-02 IDT Timing Commander™ Software Overview
  • 2013-10-17 Introduction to Timing Commander™ Software...
  • 2014-04-30 IDT Timing Commander