Skip to main content
74FCT3807S Block Diagram
74FCT3807S Pinout - TSSOP, SSOP, QSOP
74FCT3807S Pinout - QFN

74FCT3807S

Low Skew 1 to 10 Clock Buffer

The 74FCT3807S is a low skew, single input to ten output, LVCMOS clock buffer. The 74FCT3807S has best in class additive phase Jitter of sub 50 fsec.

Features

  • Low additive phase jitter RMS: 50 fs
  • Low skew outputs (50 ps)
  • Packaged in 20-pin TSSOP, SSOP, QSOP and QFN packages, Pb (lead) free
  • Operating voltages of 1.8 V to 3.3 V
  • Input / Output clock frequency up to 200 MHz
  • Advanced, low power CMOS process
  • Extended temperature range (-40°C to +105°C)

Product Specification

Outputs (#)Output TypeOutput Freq Range (MHz)Input Freq (MHz)Inputs (#)Input TypeOutput Banks (#)Core Voltage (V)Output Skew (ps)
10LVCMOS0.000000 - 200.0000000.000000 - 200.0000001LVCMOS11.8, 2.5, 3.365

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
74FCT3807SNDGIActiveNDG20P2VFQFPN20IYesTrayCheck Availability
74FCT3807SNDGI8ActiveNDG20P2VFQFPN20IYesReelCheck Availability
74FCT3807SPGGIActivePGG20TSSOP20IYesTubeCheck Availability
74FCT3807SPGGI8ActivePGG20TSSOP20IYesReelCheck Availability
74FCT3807SPYGIActivePYG20SSOP20IYesTubeCheck Availability
74FCT3807SPYGI8ActivePYG20SSOP20IYesReelCheck Availability
74FCT3807SQGIActivePCG20QSOP20IYesTubeCheck Availability
74FCT3807SQGI8ActivePCG20QSOP20IYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
74FCT3807S Datasheet Datasheet PDF 553 KB Mar 19, 2015
Apps Notes & White Papers
no-lock
AN-845 Termination - LVCMOS Application Note PDF 62 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
show all (4)
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
PCNs & PDNs
no-lock
PCN# : A1602-01(R1) Add Greatek Taiwan as Alternate Assembly Product Change Notice PDF 611 KB Apr 14, 2016
no-lock
PCN# : A1602-01 Add Greatek Taiwan as Alternate Assembly Product Change Notice PDF 611 KB Feb 15, 2016
no-lock
PCN# : A1511-01(R1) Add SPEL India as Alternate Assembly Location Product Change Notice PDF 596 KB Jan 28, 2016
show all (6)
no-lock
PCN# : A1511-01 Add SPEL India as Alternate Assembly Location Product Change Notice PDF 544 KB Nov 13, 2015
no-lock
PCN# : TB1503-01R1 Carrier Tape Standardization for Selective Packages Product Change Notice PDF 333 KB Oct 22, 2015
no-lock
PCN# : TB1503-01 Carrier Tape Standardization for Selective Packages Product Change Notice PDF 291 KB Jul 21, 2015
Other
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016

Related Videos

  • 2015-03-24 Low-jitter LVCMOS Fanout Clock Buffers by IDT