Skip to main content

85222I-02

1-to-2 LVCMOS/LVTTL-to-Differential HSTL Translator

The ICS85222I-02 is a 1-to-2 LVCMOS / LVTTL-to- Differential HSTL translator. The ICS85222I-02 has one single-ended clock input. The single-ended clock input accepts LVCMOS or LVTTL input levels and translates them to HSTL levels. The small outline 8-pin SOIC package makes this device ideal for applications where space, high performance and low power are important.

Features

  • Two differential HSTL outputs
  • One LVCMOS/LVTTL clock input
  • CLK input can accept the following input levels:
    LVCMOS or LVTTL
  • Maximum output frequency: 350MHz
  • Part-to-part skew: 500ps (maximum)
  • Propagation delay: 1.55ns (maximum)
  • VOH: 1.4V (maximum)
  • Output crossover voltage: 0.5V - 0.9V
  • Full 3.3V operating supply voltage
  • -40°C to 85°C ambient operating temperature
  • Lead-free RoHS compliant packaging

Product Specification

Additive Phase Jitter Typ RMS (ps)Output Skew (ps)Core Voltage (V)Inputs (#)Input TypeInput Freq (MHz)Output Voltage (V)Outputs (#)Output TypeOutput Freq Range (MHz)
353.31LVTTL, LVCMOS0.000000 - 350.0000003.32HSTL0.000000 - 350.000000

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
85222AMI-02LFActiveDCG8SOIC8IYesTubeCheck Availability
85222AMI-02LFTActiveDCG8SOIC8IYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
85222I-02 Datasheet Datasheet PDF 340 KB Oct 10, 2014
Apps Notes & White Papers
no-lock
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
show all (10)
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-835 Differential Input with VCMR being VIH Referenced Application Note PDF 77 KB May 6, 2014
no-lock
AN-834 Hot-Swap Recommendations Application Note PDF 67 KB May 6, 2014
no-lock
AN-836 Differential Input to Accept Single-ended Levels Application Note PDF 37 KB May 6, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
PCNs & PDNs
no-lock
PCN# : A1602-01(R1) Add Greatek Taiwan as Alternate Assembly Product Change Notice PDF 611 KB Apr 14, 2016
no-lock
PCN# : A1602-01 Add Greatek Taiwan as Alternate Assembly Product Change Notice PDF 611 KB Feb 15, 2016
no-lock
PCN# : TB1504-01R1 Qty per Reel Standardization for Selective Packages Product Change Notice PDF 95 KB Oct 22, 2015
show all (6)
no-lock
PCN# : TB1504-01 Qty per Reel Standardization for Selective Packages Product Change Notice PDF 50 KB Jul 21, 2015
no-lock
PCN# : A1309-01 Changed of Traceability Mark Format Product Change Notice PDF 439 KB Oct 11, 2013
no-lock
PCN# : TB1303-02 Change of Tape & Reel Packing Method for Selective Products Product Change Notice PDF 361 KB Mar 24, 2013
Other
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016
no-lock
IDT Fanout Buffers Product Overview Product Brief PDF 739 KB Feb 17, 2015
show all (4)
no-lock
High-Performance, Low-Phase Noise Clocks Buffers product brief Product Brief PDF 378 KB Aug 14, 2012