Skip to main content
5V19EE903 - Block Diagram
5V19EE903 - Pinout

5V19EE903

EEPROM Programmable VCXO Clock Generator

The 5V19EE903 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually programmable, allowing for four unique non-integer-related frequencies. The frequencies are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. Automatic or manual switchover function allows any one of the redundant clocks to be selected during normal operation. The 5V19EE903 is in-system, programmable and can be programmed through the use of I2C interface. An internal EEPROM allows the user to save and restore the configuration of the device without having to reprogram it on power-up. Each of the four PLLs has an 7-bit reference divider and a 12-bit feedback divider. This allows the user to generate four unique non-integer-related frequencies. The PLL loop bandwidth is programmable to allow the user to tailor the PLL response to the application. For instance, the user can tune the PLL parameters to minimize jitter generation or to maximize jitter attenuation. Spread spectrum generation and/or fractional divides are allowed on two of the PLLs. There are a total of six 8-bit output dividers. The outputs are connected to the PLLs via a switch matrix. The switch matrix allows the user to route the PLL outputs to any output bank. This feature can be used to simplify and optimize the board layout. In addition, each output's slew rate and enable/disable function is programmable.

Features

  • Four internal PLLs
  • Internal non-volatile EEPROM
  • Fast (400kHz) mode I2C serial interface
  • Input frequency range: 1 MHz to 200 MHz
  • Output frequency range: 4.9 kHz to 200 MHz
  • Reference crystal input with programmable linear load capacitance - Crystal frequency range: 8 MHz to 50 MHz (maximum crystal range is best effort)
  • Integrated VCXO
  • Each PLL has a 7-bit reference divider and a 12-bit feedback-divider
  • 8-bit output-divider blocks
  • Fractional division capability on one PLL
  • Two of the PLLs support spread spectrum generation capability
  • I/O Standards: - Outputs - 3.3 V LVTTL/ LVCMOS - Inputs - 3.3 V LVTTLLVCMOS
  • Programmable slew rate control
  • Programmable loop bandwidth
  • Programmable output inversion to reduce bimodal jitter
  • Redundant clock inputs with auto and manual switchover options
  • Individual output enable/disable
  • Power-down mode
  • 3.3V core VDD
  • Available in TSSOP and VFQFPN packages
  • -40 to +85 C Industrial Temp operation

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
5V19EE903NLGIActiveNLG32VFQFPN32IYesTrayCheck Availability
5V19EE903NLGI8ActiveNLG32VFQFPN32IYesReelCheck Availability
5V19EE903PGGIActivePGG28TSSOP28IYesTubeCheck Availability
5V19EE903PGGI8ActivePGG28TSSOP28IYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
5V19EE903 Datasheet Datasheet PDF 323 KB Sep 24, 2012
User Guides & Manuals
no-lock
VersaClock3 Evaluation Board Setup Guide Manual - Eval Board PDF 147 KB Aug 8, 2013
Apps Notes & White Papers
no-lock
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
no-lock
AN-918 Programmable Clocks vs Crystal Oscillators Application Note PDF 221 KB Mar 10, 2016
no-lock
AN-841 Pullable Crystal Selection and VCXO Tuning Application Note PDF 248 KB Sep 23, 2014
show all (26)
no-lock
AN-831 The Crystal Load curve Application Note PDF 308 KB Sep 22, 2014
no-lock
AN-849 Loop Filter Component Selection for VCXO Based PLLs Application Note PDF 132 KB May 14, 2014
no-lock
AN-848 VCXO - Crystal Selection Application Note PDF 138 KB May 14, 2014
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-847 VCXO - Absolute Pull Range Application Note PDF 70 KB May 13, 2014
no-lock
AN-845 Termination - LVCMOS Application Note PDF 62 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-803 Crystal Timing Budget and Accuracy for IDT Timing Clock Products Application Note PDF 44 KB May 8, 2014
no-lock
AN-839 RMS Phase Jitter Application Note PDF 149 KB May 7, 2014
no-lock
AN-838 Peak-to-Peak Jitter Calculations Application Note PDF 32 KB May 7, 2014
no-lock
AN-835 Differential Input with VCMR being VIH Referenced Application Note PDF 77 KB May 6, 2014
no-lock
AN-836 Differential Input to Accept Single-ended Levels Application Note PDF 37 KB May 6, 2014
no-lock
AN-834 Hot-Swap Recommendations Application Note PDF 67 KB May 6, 2014
no-lock
AN-832 Timing Budget and Accuracy Application Note PDF 48 KB May 6, 2014
no-lock
AN-837 Overdriving the Crystal Interface Application Note PDF 50 KB May 6, 2014
no-lock
AN-830 Quartz Crystal Drive Level Application Note PDF 59 KB May 5, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-802 Crystal-Measuring Oscillator Negative Resistance Application Note PDF 52 KB Mar 12, 2014
no-lock
AN-801 Crystal-High Drive Level Application Note PDF 109 KB Jan 15, 2014
no-lock
AN-806 Power Supply Noise Rejection Application Note PDF 353 KB Jan 15, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
PCNs & PDNs
no-lock
PCN# : A1602-01(R1) Add Greatek Taiwan as Alternate Assembly Product Change Notice PDF 611 KB Apr 14, 2016
no-lock
PCN# : A1602-01 Add Greatek Taiwan as Alternate Assembly Product Change Notice PDF 611 KB Feb 15, 2016
no-lock
PCN# : A1511-01(R1) Add SPEL India as Alternate Assembly Location Product Change Notice PDF 596 KB Jan 28, 2016
show all (4)
no-lock
PCN# : A1511-01 Add SPEL India as Alternate Assembly Location Product Change Notice PDF 544 KB Nov 13, 2015
Other
no-lock
IDT Products for Radio Applications 日本語 Product Brief PDF 4.65 MB Aug 12, 2015
no-lock
VersaClock III Eval Board Schematics Schematic PDF 80 KB Mar 29, 2012
no-lock
VersaClock3-ProgrammableClocks Product Brief PDF 1.61 MB Jun 1, 2011
show all (4)
no-lock
DesignTip-SpreadSpectrumClocking-VersaClock3 Product Brief PDF 199 KB Mar 1, 2010

Software & Tools

Title Type Format File Size Datesort icon
no-lock
VersaClock 4.3 for Windows 7 Professional 32-bit Software ZIP 118.54 MB Oct 28, 2015
no-lock
VersaClock 4.3 for Windows 7 Professional 64-bit Software ZIP 117.74 MB Oct 28, 2015
no-lock
VersaClock 4.3 for Windows Vista RTM & Service Pack 1 32-bit Software ZIP 117.74 MB Oct 28, 2015
no-lock
VersaClock 4.3 for Windows Vista RTM & Service Pack 1 64-bit Software ZIP 117.74 MB Oct 28, 2015
no-lock
VersaClock 4.3 for Windows Vista Service Pack 2 32-bit Software ZIP 117.74 MB Oct 28, 2015
no-lock
VersaClock 4.3 for Windows Vista Service Pack 2 64-bit Software ZIP 117.74 MB Oct 28, 2015
no-lock
VersaClock 4.3 for Windows XP Service Pack 2&3 32-bit Software ZIP 118 MB Oct 28, 2015

News & Additional Resources

Related Videos

  • 2013-10-15 VersaClock® 3 and LP Programmable Clock...
  • 2011-04-11 IDT VersaClock ® 3 : Introduction to...