Skip to main content
8T49N286 Functional Block Diagram
8T49N286 Pinout Diagram

8T49N286

FemtoClock NG Universal Frequency Translator (4-in/2-PLL/8-out)

The 8T49N286 has one fractional-feedback PLL that can be used as a frequency translator with jitter attenuation or a frequency synthesizer. It is equipped with six integer and two fractional output dividers, allowing the generation of up to eight different output frequencies, ranging from 8 kHz to 1 GHz. Output frequencies can be completely independent of the input frequencies, and up to four of these frequencies can be completely independent of each other. The eight outputs may select among LVPECL, LVDS, HCSL or LVCMOS output levels.

The 8T49N286 is ideal for use in a wide range of equipment, including 10G/40G/100G SONET/SDH and Ethernet network line cards, wireless base station baseband units, broadcast video, carrier Ethernet switches, OTN, or in test and measurement applications. For example, the 8T49N286 can be used in GbE/10GbE/100GbE Synchronous Ethernet line card applications in order to preserve the G.8262 compliance from the Synchronous Equipment Timing Source (SETS) on the timing card.

IDT’s third generation Universal Frequency Translator family also includes the 8T49N285 (2-in / 1-PLL / 8-out), and 8T49N287 (2-in / 2-PLL / 8-out), and the 8T49N242 (2-in / 1-PLL / 4-out). These devices are complemented by the 82P33714 and 82P33731 synchronous equipment timing source (SETS) for Synchronous Ethernet (SyncE) and 10G-40G SyncE, respectively.

Features

  • Supports GR.1244 Stratum 3 stability in holdover mode
  • Compliant with the requirements outlined in Telcordia GR-253-CORE (SONET) & ITU-T G.813/G.8262 (SDH/SONET & SyncE) when paired with a Synchronous Equipment Timing Source (SETS ) device
  • Generates 8 LVPECL / LVDS/HCSL or 16 LVCMOS output clocks ranging from 8 kHz up to 1.0 GHz (diff), 8 kHz to 250 MHz (LVCMOS), that meet jitter limits for 10G up to 100G Ethernet and STM-256/OC-768 applications
    • 0.3ps RMS (including spurs), 12 kHz to 20 MHz
  • Accepts up to four LVPECL, LVDS, LVHSTL, HCSL or LVCMOS input clocks ranging from 8 kHz up to 875 MHz
    • Auto and manual input clock selection with hitless switching
    • Clock input monitoring, including support for gapped clocks
  • Phase-Slope Limiting and Fully Hitless Switching options to control output phase transients
  • Operates from a 10 MHz to 40 MHz fundamental-mode crystal such as the IDT 603-40-48 (40 MHz) or 603-38.88-7 (38.88 MHz)
  • Register programmable through I2C / SPI or via external I2C EEPROM
  • 8T49N286-998 “Boot from EEPROM
  • 8T49N286-999 “powers up disabled”
  • Supported by IDT Timing Commander Software

Product Specification

Phase Jitter Typ RMS (ps)Inputs (#)Input TypeInput Freq (MHz)Outputs (#)Output Voltage (V)Output Freq Range (MHz)Output Type
0.2804HCSL, LVHSTL, LVTTL, LVCMOS, LVDS, LVPECL0.008000 - 875.00000082.5, 3.30.008000 - 1000.000000LVPECL, LVDS, LVCMOS, HCSL

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
8T49N286A-998NLGIActiveNLG72P2VFQFPN72IYesTrayCheck Availability
8T49N286A-998NLGI8ActiveNLG72P2VFQFPN72IYesReelCheck Availability
8T49N286A-998NLGI#ActiveNLG72P2VFQFPN72IYesReelCheck Availability
8T49N286A-999NLGIActiveNLG72P2VFQFPN72IYesTrayCheck Availability
8T49N286A-999NLGI8ActiveNLG72P2VFQFPN72IYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
8T49N286 Datasheet Datasheet PDF 1.40 MB Feb 5, 2016
User Guides & Manuals
no-lock
FemtoNG Universal Frequency Translator Ordering Product Information Guide Manual - User Reference PDF 216 KB Sep 9, 2016
no-lock
Timing Commander Installation Guide Guide PDF 497 KB Oct 7, 2013
Apps Notes & White Papers
no-lock
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
locked
AN-865 8T49N285_6_7 Frequency Synchronization Compliance Report Application Note PDF 1.04 MB Oct 28, 2015
no-lock
AN-872 How to Setup UFT3G Devices as a Zero Delay Buffer (ZDB) Application Note PDF 442 KB Nov 17, 2014
show all (26)
locked
AN-871 Generating SyncE Line Cards Using IDT UFT3G Application Note PDF 688 KB Oct 31, 2014
no-lock
AN-831 The Crystal Load curve Application Note PDF 308 KB Sep 22, 2014
no-lock
AN-860 8T49N28X Frequency Programming Guide Application Note PDF 214 KB Jun 5, 2014
no-lock
AN-846 Termination - LVDS Application Note PDF 50 KB May 13, 2014
no-lock
AN-845 Termination - LVCMOS Application Note PDF 62 KB May 13, 2014
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-803 Crystal Timing Budget and Accuracy for IDT Timing Clock Products Application Note PDF 44 KB May 8, 2014
no-lock
AN-838 Peak-to-Peak Jitter Calculations Application Note PDF 32 KB May 7, 2014
no-lock
AN-839 RMS Phase Jitter Application Note PDF 149 KB May 7, 2014
no-lock
AN-832 Timing Budget and Accuracy Application Note PDF 48 KB May 6, 2014
no-lock
AN-833 Differential Input Self Oscillation Prevention Application Note PDF 94 KB May 6, 2014
no-lock
AN-835 Differential Input with VCMR being VIH Referenced Application Note PDF 77 KB May 6, 2014
no-lock
AN-836 Differential Input to Accept Single-ended Levels Application Note PDF 37 KB May 6, 2014
no-lock
AN-834 Hot-Swap Recommendations Application Note PDF 67 KB May 6, 2014
no-lock
AN-830 Quartz Crystal Drive Level Application Note PDF 59 KB May 5, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-802 Crystal-Measuring Oscillator Negative Resistance Application Note PDF 52 KB Mar 12, 2014
no-lock
AN-806 Power Supply Noise Rejection Application Note PDF 353 KB Jan 15, 2014
no-lock
AN-801 Crystal-High Drive Level Application Note PDF 109 KB Jan 15, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
PCNs & PDNs
no-lock
PCN# : A1511-01(R1) Add SPEL India as Alternate Assembly Location Product Change Notice PDF 596 KB Jan 28, 2016
no-lock
PCN# : W1512-01 Wafer Size change from 200mm to 300mm at Global Foundries Product Change Notice PDF 188 KB Jan 3, 2016
no-lock
PCN# : A1511-01 Add SPEL India as Alternate Assembly Location Product Change Notice PDF 544 KB Nov 13, 2015
Other
no-lock
Flexible Solutions for Fast Edge Rate and Low Phase Noise Requirements Overview PDF 154 KB Jul 1, 2016
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clocks for Xilinx Ultrascale FPGAs Technical Brief PDF 256 KB Apr 25, 2016
show all (9)
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016
no-lock
IDT Clocks for Altera's Stratix V and Arria V/X FPGAs Technical Brief PDF 238 KB Feb 8, 2016
no-lock
IDT Clocks for SMPTE and Xilinx® 7 Series FPGAs Technical Brief PDF 566 KB Oct 20, 2015
no-lock
UFT3G 8T49N28x Product Brief 简体中文, 日本語 Product Brief PDF 119 KB Dec 15, 2014
no-lock
UFT SyncE Product Brief 简体中文, 日本語 Product Brief PDF 132 KB Dec 15, 2014
no-lock
IDT Jitter Attenuator Product Overview 简体中文 Overview PDF 1.95 MB Oct 23, 2014

Software & Tools

Title Type Format File Size Datesort icon
no-lock
8T49N286 IBIS Model Model - IBIS ZIP 390 KB Dec 8, 2014
no-lock
8T49N28x (UFT) Timing Commander Personality Software TCP 4.81 MB Sep 7, 2016
no-lock
Timing Commander Installer v1.7.3.3 Software ZIP 17.87 MB May 12, 2016

Related Videos

  • 2013-10-17 UFT Programmable Clock Synthesizer for 100...
  • 2013-10-17 Introduction to Timing Commander™ Software...
  • 2014-04-30 IDT Timing Commander